

Breaking State-of-the-Art Binary Code Obfuscation

A Program Synthesis-based Approach

REcon Brussels

February 2, 2018

Tim Blazytko, @mr_phrazer
<http://synthesis.to>

Moritz Contag, @dwuid
<https://dwuid.com>

Chair for Systems Security
Ruhr-Universität Bochum
`<firstname.lastname>@rub.de`



Syntia: Synthesizing the Semantics of Obfuscated Code

Tim Blazytko, Moritz Contag, Cornelius Aschermann,
and Thorsten Holz, *Ruhr-Universität Bochum*

<https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/blazytko>

This paper is included in the Proceedings of the
26th USENIX Security Symposium
August 16–18, 2017 • Vancouver, BC, Canada

ISBN 978-1-931971-40-9

- ?
- Obfuscated code, semantics?
- ?
- Traditional deobfuscation techniques
- Orthogonal approach

Prevent Complicate reverse engineering attempts.

- Intellectual Property
- Malicious Payloads
- Digital Rights Management

Prevent Complicate reverse engineering attempts.

- Intellectual Property
- Malicious Payloads
- Digital Rights Management

“We achieved our goals. We were uncracked for **13 whole days**.”

– Martin Slater, 2K Australia, on *BioShock* (2007).

How to protect software?

Abuse shortcomings of file parsers and other tools of the trade.

- `fld tbyte ptr [__bad_values]` crashing OllyDbg 1.10.
- Fake `SizeOfImage` crashing process dumpers.

Abuse shortcomings of file parsers and other tools of the trade.

- `fld tbyte ptr [__bad_values]` crashing OllyDbg 1.10.
- Fake `SizeOfImage` crashing process dumpers.

Detect artifacts of the debugging process.

- `PEB.BeingDebugged` bit being set.
- `int 2D` and exception handling in debuggers.

Abus

The screenshot shows a search results page from a search engine. The search query is "game does not start debugger detected". The results are filtered under the "All" tab, with other tabs for Videos, Shopping, Images, News, and More. A red box highlights the search results count: "About 6.370.000 results (0,51 seconds)". Below the results, a link is shown: "When i run this game i get a debugger error message Debugger ...". The URL for this link is partially visible: <https://support.ubi.com/.../When-i-run-this-game-i-get-a-debugger-error-message-De...>. A dropdown arrow is shown next to the URL. Below the link, there is a snippet of text describing the error message: "When i run this game i get the following error message : Debugger Detected - Please close it down and restart! Windows NT ... Our game will not run while this application is running in memory, to stop this from happening you will need to stop MDM.exe as a startup process. Do the following : Goto the "Start" button --> "Run".

Dete

1. We want the technique to be *semantics-preserving*.

Preserve the observable behavior of the application.

1. We want the technique to be *semantics-preserving*.
2. We want to avoid external dependencies, focus on code only.



Assume white-box attack scenario.


1. We want the technique to be *semantics-preserving*.
2. We want to avoid external dependencies, focus on code only.
3. We want techniques where $\text{effort}(\text{deploy}) \ll \text{effort}(\text{attack})$.


Anti-Debugging tricks are effort 1:1.

Code Obfuscation Techniques


Opaque Predicates









Opaque True Predicate




Opaque True Predicate




Opaque True Predicate



Opaque True Predicate



Opaque False Predicate



Random Opaque Predicate
duplicated block

- ⊕ Increase in complexity (branch count, McCabe)
- ⊕ Can be built on hard problems (e.g., aliasing)
- ⊕ Forces analyst to encode additional knowledge
- ⊕ Hard to solve statically

⚠ Examples

- `GetCurrentProcess()` $\Rightarrow -1$
- `fldpi1` $\Rightarrow st(0) = \pi$
- $x^2 \geq 0 \quad \forall x$
- $x + 1 \neq x \quad \forall x$
- pointer A *must-alias* pointer B
- `checksum(code) = 0x1c43b5cf`

- ⊕ Increase in complexity (branch count, McCabe)
- ⊕ Can be built on hard problems (e.g., aliasing)
- ⊕ Forces analyst to encode additional knowledge
- ⊕ Hard to solve statically
- ⊖ Solved for free using **concrete execution traces**

⚠ Examples

- `GetCurrentProcess()` $\Rightarrow -1$
- `fldpi1` $\Rightarrow st(0) = \pi$
- $x^2 \geq 0 \quad \forall x$
- $x + 1 \neq x \quad \forall x$
- pointer A *must-alias* pointer B
- `checksum(code) = 0x1c43b5cf`

Code Obfuscation Techniques

Virtual Machines

```
mov ecx, [esp+4]
xor eax, eax
mov ebx, 1

__secret_ip:
    mov edx, eax
    add edx, ebx
    mov eax, ebx
    mov ebx, edx
    loop __secret_ip

    mov eax, ebx
    ret
```

```
mov ecx, [esp+4]
xor eax, eax
mov ebx, 1


__secret_ip:
    mov edx, eax
    add edx, ebx
    mov eax, ebx
    mov ebx, edx
    loop __secret_ip

    mov eax, ebx
    ret
```

```
mov ecx, [esp+4]
xor eax, eax
mov ebx, 1

__secret_ip:
    mov edx, eax
    add edx, ebx
    mov eax, ebx
    mov ebx, edx
loop __secret_ip


    mov eax, ebx
ret
```



```
mov ecx, [esp+4]
xor eax, eax
mov ebx, 1
```

```
--secret_ip:
    mov edx, eax
    add edx, ebx
    mov eax, ebx
    mov ebx, edx
    loop --secret_ip
```

```
    mov eax, ebx
    ret
```



made-up instruction set

```
--bytecode:
    vld r0      vpop r2
    vld r1      vldi #1
    vld r2      vld r3
    vld r1      vsub r3
    vadd r1     vld #0
    vld r2      veq r3
    vpop r0     vbr0 #-0E
```

```
mov ecx, [esp+4]
xor eax, eax
mov ebx, 1
```

```
--secret_ip:
push __bytecode
call vm_entry
```

```
mov eax, ebx
ret
```



made-up instruction set

```
--bytecode:
db 54 68 69 73 20 64 6f
db 65 73 6e 27 74 20 6c
db 6f 6f 6b 20 6c 69 6b
db 65 20 61 6e 79 74 68
db 69 6e 67 20 74 6f 20
db 6d 65 2e de ad be ef
```

```
mov ecx, [esp+4]
xor eax, eax
mov ebx, 1
```

```
--secret_ip:
push __bytecode
call vm_entry
```

```
mov eax, ebx
ret
```



made-up instruction set

```
--bytecode:
```

```
db 54 68 69 73 20 64 6f
db 65 73 6e 27 74 20 6c
db 6f 6b 20 6c 69 6b
db 65 20 61 6e 79 74 68
69 6e 67 20 74 6f 20
65 2e de ad be ef
```



Core Components

VM Entry/Exit Context Switch: native context \Leftrightarrow virtual context

VM Dispatcher Fetch–Decode–Execute loop

Handler Table Individual VM ISA instruction semantics

- **Entry** Copy native context (registers, flags) to VM context.
- **Exit** Copy VM context back to native context.
- Mapping from native to virtual registers is often 1:1.


Core Components

VM Entry/Exit Context Switch: native context \Leftrightarrow virtual context

VM Dispatcher Fetch–Decode–Execute loop

Handler Table Individual VM ISA instruction semantics


1. Fetch and decode instruction
2. Forward virtual instruction pointer
3. Look up handler for opcode in handler table
4. Invoke handler





Core Components

- VM Entry/Exit** Context Switch: native context \Leftrightarrow virtual context
- VM Dispatcher** Fetch–Decode–Execute loop
- Handler Table** Individual VM ISA instruction semantics

- Table of function pointers indexed by opcode
- One handler per virtual instruction
- Each handler decodes operands and updates VM context







```
__vm_dispatcher:  
    mov    bl, [rsi]  
    inc    rsi  
    movzx  rax, bl  
    jmp    __handler_table[rax * 8]
```

VM Dispatcher

rsi – virtual instruction pointer

rbp – VM context

```
__vm_dispatcher:  
    mov    bl, [rsi]  
    inc    rsi  
    movzx  rax, bl  
    jmp    __handler_table[rax * 8]
```

VM Dispatcher

rsi – virtual instruction pointer
rbp – VM context

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```

Handler performing **nor**
(with flag side-effects)

Virtual Machine Hardening

Hardening Technique #1 – Obfuscating individual VM components.

- Handlers are *conceptually simple*.

Hardening Technique #1 – Obfuscating individual VM components.

- Handlers are *conceptually simple*.
- Apply traditional code obfuscation transformations:
 - Substitution (`mov rax, rbx` → `push rbx; pop rax`)
 - Opaque Predicates
 - Junk Code
 - ...

```
mov eax, dword [rbp]
mov ecx, dword [rbp+4]
cmp r11w, r13w
sub rbp, 4
not eax
clc
cmc
cmp rdx, 0x28b105fa
not ecx
cmp r12b, r9b
```

Hardening Technique #2 – Duplicating VM handlers.

- Handler table is typically indexed using one byte (= 256 entries).

Hardening Technique #2 – Duplicating VM handlers.

- Handler table is typically indexed using one byte (= 256 entries).
- **Idea:** *Duplicate* existing handlers to populate full table.
- Use traditional obfuscation techniques to impede *code similarity* analyses.

Goal: Increase workload of reverse engineer.

handle_vpush

handle_vadd

handle_vnor

handle_vpop

handle_vpush
handle_vadd
handle_vnor
handle_vpop




handle_vpush
handle_vadd
handle_vnor ''
handle_vpop
handle_vadd'
handle_vnor
handle_vnor '
handle_vadd ''


Hardening Technique #3 – No central VM dispatcher.

- A *central* VM dispatcher allows attacker to easily observe VM execution.
- **Idea:** Instead of branching to the central dispatcher, *inline* it into each handler.

Goal: No “single point of failure”.

(Themida, VMProtect Demo)





Threaded Code

James R. Bell
Digital Equipment Corporation

The concept of "threaded code" is presented as an alternative to machine language code. Hardware and software realizations of it are given. In software it is realized as interpretive code not needing an interpreter. Extensions and optimizations are mentioned.

Key Words and Phrases: interpreter, machine code, time tradeoff, space tradeoff, compiled code, subroutine calls, threaded code

CR Categories: 4.12, 4.13, 6.33

Fig. 2 Flow of control: interpretive code.





Fig. 3. Flow of control: threaded code.



Hardening Technique #4 – No explicit handler table.

- An *explicit* handler table easily reveals all VM handlers.

Hardening Technique #4 – No explicit handler table.

- An *explicit* handler table easily reveals all VM handlers.
- **Idea:** Instead of querying an explicit handler table,
encode the next handler address in the VM instruction itself.

Goal: Hide location of handlers that have not been executed yet.

(VMProtect Full, SolidShield)

Hardening Technique #4 – No explicit handler table.

- An *explicit* handler table easily reveals all VM handlers.
- Idea:  Instead of having an explicit handler table, store the handler addresses directly in the VM instruction itself.

Goal: Hide location of handlers that have not been executed yet.

(VMProtect Full, SolidShield)

Hardening Technique #4 – No explicit handler table.

- An *explicit* handler table easily reveals all VM handlers.



Goal: Hide location of handlers that have not been executed yet.

(VMProtect Full, SolidShield)

SOFTWARE-PRACTICE AND EXPERIENCE, VOL. 11, 963-973 (1981)

Interpretation Techniques^{*}

PAUL KLINT

Mathematical Centre, P.O. Box 4079, 1009AB Amsterdam, The Netherlands

SUMMARY

The relative merits of implementing high level programming languages by means of interpretation or compilation are discussed. The properties and the applicability of interpretation techniques known as classical interpretation, direct threaded code and indirect threaded code are described and compared.

KEY WORDS Interpretation versus compilation Interpretation techniques Instruction encoding Code generation Direct threaded code Indirect threaded code.

Hardening Technique #5 – Blinding VM bytecode.

- *Global analyses* on the bytecode possible, easy to patch instructions.

Hardening Technique #5 – Blinding VM bytecode.

- *Global analyses* on the bytecode possible, easy to patch instructions.
- Idea:
 - *Flow-sensitive* instruction decoding (“decryption” based on key register).
 - Custom decryption routine per handler, diversification.
 - Patching requires re-encryption of subsequent bytecode.

Goal: Hinder global analyses of bytecode and patching.

operand $\leftarrow [vIP + 0]$

context $\leftarrow \text{semantics}(\text{context}, \text{operand})$
next_handler $\leftarrow [vIP + 4]$

$vIP \leftarrow vIP + 8$

jmp *next_handler*

operand

$\leftarrow [vIP + 0]$

 *operand*

$\leftarrow \text{unmangle}(\textit{operand}, \textbf{key})$

 **key**

$\leftarrow \text{unmangle}'(\textbf{key}, \textit{operand})$

context

$\leftarrow \text{semantics}(\textit{context}, \textit{operand})$

next_handler

$\leftarrow [vIP + 4]$

 *next_handler*

$\leftarrow \text{unmangle}''(\textit{next_handler}, \textbf{key})$

 **key**

$\leftarrow \text{unmangle}'''(\textbf{key}, \textit{next_handler})$

$vIP \leftarrow vIP + 8$

jmp *next_handler*

Code Obfuscation Techniques

Mixed Boolean-Arithmetic

What does this expression compute?

$$(x \oplus y) + 2 \cdot (x \wedge y)$$

What does this expression compute?

$$\begin{aligned}(x \oplus y) + 2 \cdot (x \wedge y) \\ = x + y\end{aligned}$$

What does this expression compute?

$$(((x \oplus y) + ((x \wedge y) \ll 1)) \vee z) + (((x \oplus y) + ((x \wedge y) \ll 1)) \wedge z)$$

What does this expression compute?

$$\begin{aligned} & (((x \oplus y) + ((x \wedge y) \ll 1)) \vee z) + (((x \oplus y) + ((x \wedge y) \ll 1)) \wedge z) \\ &= x + y + z \end{aligned}$$

- Boolean identities?
- Arithmetic identities?
- Karnaugh-Veitch maps?

$$A \cdot 0 = 0$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

$$x^2 - y^2 = (x + y)(x - y)$$

		AB		
		00	01	11
θ	00	0	0	1
	01	0	0	1
	11	0	0	1
	10	0	1	1
	01	1	1	1

Boolean-arithmetic algebra BA[n]

$(B^n, \wedge, \vee, \oplus, \neg, \leq, \geq, >, <, \leq^s, \geq^s, >^s, <^s, \neq, =, \gg^s, \gg, \ll, +, -, \cdot)$
is a Boolean-arithmetic algebra BA[n], for $n > 0$, $B = \{0, 1\}$.

BA[n] includes, amongst others, both:

- Boolean algebra $(B^n, \wedge, \vee, \neg)$,
- Integer modular ring $\mathbb{Z}/(2^n)$.

No techniques to simplify such expressions easily!

Deobfuscation

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:
```

- **mov** rcx, [rbp]
- mov** rbx, [rbp + 4]
- not** rcx
- not** rbx
- and** rcx, rbx
- mov** [rbp + 4], rcx
- pushf**
- pop** [rbp]
- jmp** __vm_dispatcher

rcx \leftarrow [rbp]

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
• mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```

rcx \leftarrow [rbp]
rbx \leftarrow [rbp + 4]

Handler performing **nor**
(with flag side-effects)

```
--handle_vnor:  
  mov  rcx, [rbp]  
  mov  rbx, [rbp + 4]  
  • not  rcx  
  not  rbx  
  and  rcx, rbx  
  mov  [rbp + 4], rcx  
  pushf  
  pop  [rbp]  
  jmp  __vm_dispatcher
```

```
rcx  ←  [rbp]  
rbx  ←  [rbp + 4]  
rcx  ←   $\neg$ rcx =  $\neg$ [rbp]
```

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
• not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```

```
rcx ← [rbp]  
rbx ← [rbp + 4]  
rcx ←  $\neg \text{rcx} = \neg [\text{rbp}]$   
rbx ←  $\neg \text{rbx} = \neg [\text{rbp} + 4]$ 
```

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    • and   rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```

$$\begin{aligned} \text{rcx} &\leftarrow [\text{rbp}] \\ \text{rbx} &\leftarrow [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \neg \text{rcx} = \neg [\text{rbp}] \\ \text{rbx} &\leftarrow \neg \text{rbx} = \neg [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \text{rcx} \wedge \text{rbx} \\ &= (\neg [\text{rbp}]) \wedge (\neg [\text{rbp} + 4]) \end{aligned}$$

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    • and   rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```

$$\begin{aligned} \text{rcx} &\leftarrow [\text{rbp}] \\ \text{rbx} &\leftarrow [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \neg \text{rcx} = \neg [\text{rbp}] \\ \text{rbx} &\leftarrow \neg \text{rbx} = \neg [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \text{rcx} \wedge \text{rbx} \\ &= (\neg [\text{rbp}]) \wedge (\neg [\text{rbp} + 4]) \\ &= [\text{rbp}] \downarrow [\text{rbp} + 4] \end{aligned}$$

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov rcx, [rbp]  
    mov rbx, [rbp + 4]  
    not rcx  
    not rbx  
    and rcx, rbx  
• mov [rbp + 4], rcx  
  pushf  
  pop [rbp]  
  jmp __vm_dispatcher
```

$$\begin{aligned} \text{rcx} &\leftarrow [\text{rbp}] \\ \text{rbx} &\leftarrow [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \neg \text{rcx} = \neg [\text{rbp}] \\ \text{rbx} &\leftarrow \neg \text{rbx} = \neg [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \text{rcx} \wedge \text{rbx} \\ &= (\neg [\text{rbp}]) \wedge (\neg [\text{rbp} + 4]) \\ &= [\text{rbp}] \downarrow [\text{rbp} + 4] \\ [\text{rbp} + 4] &\leftarrow \text{rcx} = [\text{rbp}] \downarrow [\text{rbp} + 4] \end{aligned}$$

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov rcx, [rbp]  
    mov rbx, [rbp + 4]  
    not rcx  
    not rbx  
    and rcx, rbx  
    mov [rbp + 4], rcx  
• pushf  
    pop [rbp]  
    jmp __vm_dispatcher
```

```
rcx ← [rbp]  
rbx ← [rbp + 4]  
rcx ←  $\neg \text{rcx} = \neg [\text{rbp}]$   
rbx ←  $\neg \text{rbx} = \neg [\text{rbp} + 4]$   
rcx ←  $\text{rcx} \wedge \text{rbx}$   
=  $(\neg [\text{rbp}] \wedge \neg [\text{rbp} + 4])$   
=  $[\text{rbp}] \downarrow [\text{rbp} + 4]$   
[rbp + 4] ←  $\text{rcx} = [\text{rbp}] \downarrow [\text{rbp} + 4]$   
  
rsp ←  $\text{rsp} - 4$   
[rsp] ← flags
```

Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov rcx, [rbp]  
    mov rbx, [rbp + 4]  
    not rcx  
    not rbx  
    and rcx, rbx  
    mov [rbp + 4], rcx  
    pushf  
• pop [rbp]  
jmp __vm_dispatcher
```

Handler performing **nor**
(with flag side-effects)

$$\begin{aligned} \text{rcx} &\leftarrow [\text{rbp}] \\ \text{rbx} &\leftarrow [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \neg \text{rcx} = \neg [\text{rbp}] \\ \text{rbx} &\leftarrow \neg \text{rbx} = \neg [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \text{rcx} \wedge \text{rbx} \\ &= (\neg [\text{rbp}]) \wedge (\neg [\text{rbp} + 4]) \\ &= [\text{rbp}] \downarrow [\text{rbp} + 4] \\ [\text{rbp} + 4] &\leftarrow \text{rcx} = [\text{rbp}] \downarrow [\text{rbp} + 4] \\ \\ \text{rsp} &\leftarrow \text{rsp} - 4 \\ [\text{rsp}] &\leftarrow \text{flags} \\ [\text{rbp}] &\leftarrow [\text{rsp}] = \text{flags} \\ \text{rsp} &\leftarrow \text{rsp} + 4 \end{aligned}$$

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    and  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
• jmp   __vm_dispatcher
```

Handler performing **nor**
(with flag side-effects)

$$\begin{aligned} \text{rcx} &\leftarrow [\text{rbp}] \\ \text{rbx} &\leftarrow [\text{rbp} + 4] \\ \text{rcx} &\leftarrow \neg \text{rcx} = \neg [\text{rbp}] \\ \text{rbx} &\leftarrow \neg \text{rbx} = \neg [\text{rbp} + 4] \end{aligned}$$
$$[\text{rbp} + 4] \leftarrow ([\text{rbp}] \downarrow [\text{rbp} + 4])$$
$$= [\text{rbp}] \downarrow [\text{rbp} + 4]$$
$$[\text{rbp} + 4] \leftarrow \text{rcx} = [\text{rbp}] \downarrow [\text{rbp} + 4]$$
$$\text{rsp} \leftarrow \text{rsp} - 4$$
$$[\text{rsp}] \leftarrow \text{flags}$$
$$[\text{rbp}] \leftarrow [\text{rsp}] = \text{flags}$$
$$\text{rsp} \leftarrow \text{rsp} + 4$$

Virtual Machine Handler

mov	eax, dword [rbp]	jmp	0xfffffffffffff63380
mov	ecx, dword [rbp + 4]	dec	eax
cmp	r11w, r13w	stc	
sub	rbp, 4	ror	eax, 1
not	eax	jmp	0xfffffffffffff2a70
clc		dec	eax
cmc		clc	
cmp	rdx, 0x28b105fa	bswap	eax
not	ecx	test	bp, 0x5124
cmp	r12b, r9b	neg	eax
cmc		test	dil, 0xe9
and	eax, ecx	cmp	bx, r14w
jmp	0xc239	cmc	
mov	word [rbp + 8], eax	push	rbx
pushfq		sub	bx, 0x49f8
movzx	eax, r10w	xor	dword [rsp], eax
and	ax, di	and	bh, 0xaf
pop	qword [rbp]	pop	rbx
sub	rsi, 4	movsx	rax, eax
shld	rax, rdx, 0x1b	test	r13b, 0x94
xor	ah, 0x4d	add	rdi, rax
mov	eax, dword [rsi]	jmp	0xfffffffffffffc67c7
cmp	ecx, r11d	lea	rax, [rsp + 0x140]
test	r10, 0x179708d5	cmp	rbp, rax
xor	eax, ebx	ja	0x6557b
		jmp	rdi

Virtual Machine Handler

Virtual Machine Handler

M₁ = (¬M₁) ∧ (¬M₂)

Mixed Boolean-Arithmetic Expression

```
int mixed_boolean(int A, int B, int C) {
    int result;

    result = (((1438524315 + (((1438524315 + C) + 1438524315 * ((2956783114 - -1478456685 * C) |
        (-1478456685 * (1668620215 - A) - 2956783115))) + A) - 1553572265)) + 1438524315 * ((2956783114 -
        -1478456685 * (((1438524315 + C) + 1438524315 * ((2956783114 - -1478456685 * C) | (-1478456685 *
            (1668620215 - A) - 2956783115))) + A) - 1553572265)) | (-1478456685 * (1668620215 - B) -
        2956783115)) - ((1438524315 + (1668620215 - (((1438524315 + C) + 1438524315 * ((2956783114 -
            -1478456685 * C) | (-1478456685 * (1668620215 - A) - 2956783115))) + A) - 1553572265)) +
        1438524315 * ((2956783114 - -1478456685 * (1668620215 - (((1438524315 + C) + 1438524315 *
            (2956783114 - -1478456685 * C) | (-1478456685 * (1668620215 - A) - 2956783115))) + A) -
            1553572265)) | (-1478456685 * B - 2956783115))) + 1553572265;

    return -1478456685 * result - 2956783115;
}
```

Mixed Boolean-Arithmetic Expression

Mixed Boolean-Arithmetic Expression

- ⊕ Captures full semantics of executed code
- ⊕ Computer algebra system, some degree of simplification
- ⊖ Usability decreases with increasing *syntactic* complexity
 - Artificial complexity (substitution, ...)
 - Algebraic complexity (MBA)

- ⊕ Captures full semantics of executed code
- ⊕ Computer algebra system, some degree of simplification
- ⊖ Usability decreases with increasing syntactic complexity
 - Artificial complexity (substitution, ...)
 - Algebraic complexity (MBA)

What if we could reason about *semantics* only instead of *syntax*?


Program Synthesis

We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$


We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$




We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$




We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$




We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$




We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$



We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$



We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$

$$(1, 1, 1) \rightarrow 3$$

$$(2, 3, 1) \rightarrow 6$$

$$(0, 7, 2) \rightarrow 9$$

We **learn** a function that has the same I/O behavior:

We use f as a black-box:

$$f(x, y, z) := (((x \oplus y) + ((x \wedge y) \cdot 2)) \vee z) + (((x \oplus y) + ((x \wedge y) \cdot 2)) \wedge z)$$

$$(1, 1, 1) \rightarrow 3$$

$$(2, 3, 1) \rightarrow 6$$


$$(0, 7, 2) \rightarrow 9$$

We **learn** a function that has the same I/O behavior:


$$h(x, y, z) := x + y + z$$

How to synthesize programs?


- probabilistic optimization problem



- probabilistic optimization problem



- probabilistic optimization problem
- based on Monte Carlo Tree Search (MCTS)



Let's synthesize: $a + b \bmod 8$

$$U \rightarrow U + U \mid U * U \mid a \mid b$$

$$U \rightarrow U + U \mid U * U \mid a \mid b$$

- non-terminal symbol: U

$$U \rightarrow U + U \mid U * U \mid a \mid b$$

- non-terminal symbol: U
- input variables: $\{a, b\}$


$$U \rightarrow U + U \mid U * U \mid a \mid b$$


- non-terminal symbol: U
- input variables: $\{a, b\}$
- candidate programs: $a, b, a * b, a + b, \dots$


$$U \rightarrow U + U \mid U * U \mid a \mid b$$


- non-terminal symbol: U
- input variables: $\{a, b\}$
- candidate programs: $a, b, a * b, a + b, \dots$
- intermediate programs: $U + U, U * U, U + b, \dots$



























$$(a+a)*(b*a)$$

























































































































































































$\text{similarity}(4, 6) = 0.78$




$\text{similarity}(4, 6) = 0.78$



$\text{similarity}(4, 6) = 0.78$




$\text{similarity}(4, 6) = 0.78$




$\text{similarity}(4, 6) = 0.78$

$\text{similarity}(0, 3) = 0.33$




$\text{similarity}(4, 6) = 0.78$

$\text{similarity}(0, 3) = 0.33$




$\text{similarity}(4, 6) = 0.78$

$\text{similarity}(0, 3) = 0.33$



$\text{similarity}(4, 6) = 0.78$


$\text{similarity}(0, 3) = 0.33$



$\text{similarity}(4, 6) = 0.78$

$\text{similarity}(0, 3) = 0.33$

$\text{similarity}(3, 3) = 1.0$



similarity(4, 6) = 0.78

similarity(0, 3) = 0.33

similarity(3, 3) = 1.0

average score: 0.70

11110111100100001000110010000000

11100010000110011110101100000000

Let's compare:

111	1011110010000100011001	00000000
111	00010000110011110110110	00000000

Are they in the same range?

11110111100100001000110010000000
1110001000011001111010110000000

How many bits are different?

```
11110111100100001000110010000000
00010101011101101010000110000000
11100010000110011110101100000000
```

How close are they numerically?

DEMO

How to synthesize obfuscated code?



static disassembly



static disassembly

```
54 68 69 73 20 64 6f
65 73 6e 27 74 20 6c
6f 6f 6b 20 6c 69 6b
65 20 61 6e 79 74 68
69 6e 67 20 74 6f 20
6d 65 2e de ad be ef
```

memory dump



static disassembly

```
54 68 69 73 20 64 6f
65 73 6e 27 74 20 6c
6f 6f 6b 20 6c 69 6b
65 20 61 6e 79 74 68
69 6e 67 20 74 6f 20
6d 65 2e de ad be ef
```

memory dump


```
mov r15, 0x200
xor r15, 0x800
nov rbx, rbp
add rbx, 0xc0
nov rbx, qword ptr [rbx]
nov r13, 1
nov rcx, 0
nov r15, rbp
add r15, 0xc0
or rcx, 0x88
add rbx, 0xb
nov r15, qword ptr [r15]
or r12, 0xffffffff80000000
sub rcx, 0x78
novz r10, word ptr [rbx]
xor r12, r13
add r12, 0xffff
add r15, 0
nov r8, rbp
sub rcx, 0x10
or r12, r12
or rcx, 0x800
novz r11, word ptr [r15]
xor rcx, 0x800
nov r12, r15
add r8, 0
xor r12, 0xf0
nov rbx, 0x58
add r11, rbp
mov r15, rdx
xor r10d, dword ptr [r12]
sub r15, 0x800
or rdx, 0x400
mov rsi, 0x200
mov r14, rbp
sub rsi, rsi
mov rdi, rbp
sub rsi, r9
sub r8, rsi
add r14, 0
add rsi, rax
and r8, 0x88
xor rsi, r14
mov rsi, rbp
add rdi, 0xc0
sub r8, rdi
add r8, 0x78
add rsi, 4
mov rcx, 0x200
mov rdi, qword ptr [rdi]
add dword ptr [rsi], 0x254
xor rcx, 0xf0
add rcx, r10
add rdi, 6
mov r8, 0x400
mov ax, word ptr [rdi]
mov r8, 1
```

instruction trace

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```


Handler performing `nor`
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
• not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing `nor`
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
• not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing nor
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
• not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```



Handler performing nor
(with flag side-effects)


```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
• not    rbx  
    and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```



Handler performing nor
(with flag side-effects)

• • •


```
__handle_vnor:  
    mov rcx, [rbp]  
    mov rbx, [rbp + 4]  
    not rcx  
• not rbx  
    and rcx, rbx  
    mov [rbp + 4], rcx  
    pushf  
    pop [rbp]  
    jmp __vm_dispatcher
```



Handler performing nor
(with flag side-effects)


• • •

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
• and   rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing **nor**
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
• and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing nor
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
• and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```



Handler performing nor
(with flag side-effects)


```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
• and    rcx, rbx  
    mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```



Handler performing nor
(with flag side-effects)

• • •


```
__handle_vnor:  
    mov rcx, [rbp]  
    mov rbx, [rbp + 4]  
    not rcx  
    not rbx  
• and rcx, rbx  
    mov [rbp + 8]  
    pushf  
    pop [rbp]  
    jmp __vm_dispatcher
```



Handler performing nor
(with flag side-effects)


• • •

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
•   mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing nor
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
•   mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing nor
(with flag side-effects)

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
•   mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```



Handler performing nor
(with flag side-effects)


```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
•   mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```




Handler performing nor
(with flag side-effects)

• • •

```
__handle_vnor:  
    mov    rcx, [rbp]  
    mov    rbx, [rbp + 4]  
    not    rcx  
    not    rbx  
    and    rcx, rbx  
•   mov    [rbp + 4], rcx  
    pushf  
    pop    [rbp]  
    jmp    __vm_dispatcher
```



$$M_0 \leftarrow \neg(m_0 \vee m_1)$$



Handler performing nor
(with flag side-effects)

• • •

```
__handle_vnor:  
    mov rcx, [rbp]  
    mov rbx, [rbp + 4]  
    not rcx  
• not rbx  
• and rcx, rbx  
• mov [rbp + 4], rcx  
    pushf  
    pop [rbp]  
    jmp __vm_dispatcher
```

$$\text{rbx} \leftarrow \neg m_0$$

$$\text{rcx} \leftarrow \neg (m_0 \vee m_1)$$

$$M_0 \leftarrow \neg (m_0 \vee m_1)$$

Handler performing **nor**
(with flag side-effects)

WinDbg



Valgrind

x64dbg



Unicorn


DynamoRIO





Miasm

<your tool here>

Metasm







- program synthesis framework for code deobfuscation
- written in Python
- random I/O sampling for assembly code
- MCTS-based program synthesis

<https://github.com/RUB-SysSec/syntia>

DEMO

Breaking Virtual Machine Obfuscation

Hardening Technique #1 – Obfuscating individual VM components.

Hardening Technique #2 – Duplicating VM handlers.

Hardening Technique #3 – No central VM dispatcher.

Hardening Technique #4 – No explicit handler table.

Hardening Technique #5 – Blinding VM bytecode.

#1: Obfuscating Individual VM Components

```
mov r15, 0x200      mov r15, rdx      add r8, 1        or r14, r14      mov r14, 0x200      add r15, 0x3f
xor r15, 0x800      xor r10d, dword ptr [r12]  or rax, rbp      mov rax, rbp      or r15, 0xffffffff80000000
mov rbx, rbp       sub r15, 0x800      add word ptr [rbx], r10w  and rcx, r13      add rdx, 0xc0
add rbx, 0xc0       or rdx, 0x400      mov r15, rax      and rax, 4        or r11, r14
mov rbx, qword ptr [rbx]  mov rsi, 0x200     add rax, 4        or r15, 0x88      add r11, 0xa
mov r13, 1         mov r14, rbp      pop r9          add r13, 0xfffff  add rdx, 0xa
mov rcx, 0         sub rsi, rsi      mov rcx, rbp      and rcx, 0x20    add r11, 0x78
mov r15, rbp       mov rdi, rbp      add rcx, 0xc0    mov r10, rbp      add r11, 0x78
add r15, 0xc0       mov r8, 0x400      add rcx, qword ptr [rcx]  add r13, r15    mov r8b, byte ptr [rdx]
or rcx, 0x88       sub rsi, r9       add rcx, 8        add r13, r15    cmp r8b, 0
add rbx, 0xb       sub r8, rsi      mov r10, word ptr [rcx]  add r14, r8        je 0x49e
add rbx, 0xb       sub r8, rsi      add r10, 0x89     add r14, 0x89    mov rdx, rbp
mov r15, qword ptr [r15]  add r14, 0      mov r9, rbp      xor word ptr [r10], si  or r11, 0x40
or r12, 0xffffffff80000000  add rsi, rax      add r9, 0        xor rdx, r11     and r15, 1
sub rcx, 0x78      and r8, 0x88     xor r10d, dword ptr [r9]  mov rsi, rbp      xor r11, 0x10
movzx r10, word ptr [rbx]  xor rsi, r14     and rdi, 0xffffffff80000000  sub rdx, rbx      xor r11, 0x10
xor r12, r13       mov rsi, rbp      sub r13, 0xf0    and rax, 0x40    add rdx, 0xc0
add r12, 0xfffff   add rdi, 0xc0    mov rsi, 0       or rbx, 0xf0    mov r15, 0x12
add r15, 0          sub r8, rdi      sub r13, 0x20    add rsi, 0x5a    mov rdx, qword ptr [rdx]
mov r8, rbp       add r8, 0x78     mov rbx, rbp      xor r15, 0x12    add eax, dword ptr [r9]
sub rcx, 0x10      add rsi, 4        xor r13, 0x88    sub r11, r8        xor r10, 0x40
or r12, r12       mov rcx, 0x200    and r13, 8        add rdx, 4        add eax, 0x3f50c07
or rcc, 0x800      mov rdi, qword ptr [rdi]  mov r8, 0x58     xor r11, 0x80
movzx r11, word ptr [r15]  add dword ptr [rsi], 0x2549b044  mov r14, rbp      mov r8w, word ptr [rdx]
xor rcc, 0x800      xor rcc, 0xf0    add rbx, 0xc0    and r14, r8        mov r12, rbp
mov r12, r15       add rcc, r10     sub rcc, 0x20    add r8, rbp      or rdi, 0x90
add r8, 0          add rdi, 6        add rdi, 0x80    xor r13, 4        add r12, 0
xor r12, 0xf0      mov r8, 0x400     sub r13, 0x10    or rax, 0x40    or rbx, 0x80
mov rbx, 0x58      mov ax, word ptr [rdi]  xor r13, 0x728   pop r10      add rdi, 0xf0
add r11, rbp       add r8, 1        add rdx, 0x78    mov r10, 0x4ae
xor rbx, 0x800      mov rsi, rbp      xor r14, word ptr [r14]  jnp rsi, 0x88
and r12, 0x20      and rcx, 8        mov r14, word ptr [r14]  xor r10b, 0x68
add rbx, 0x800      sub rcx, 1        sub r9, 1        add rsi, rbp      and r10b, 0x68
mov r11, qword ptr [r11]  mov rcc, rdi    mov r9, 0x58    xor r10b, 0x68
add rbx, 1         add rsi, 0x29     add r9, 0x58    and r15, 0x78
and r12, r9         or rcc, 8        sub r13, 0x80    mov r14, rbp
mov rdx, 1         mov r8, rsi      mov r15, r13    add r14, rbp
xor r10d, dword ptr [r8]  add rcc, 4        add r14, rbp    or r9, 8
sub r9, r11       mov r13b, byte ptr [rsi]  xor r15, r14    add r14, 0x29
pushfq            cmp r13b, 0xd2    mov r10, rbp      xor r10b, 0x10
xor rbx, 0xf0      xor esi, dword ptr [r9]  and rdx, 0x10    xor rbx, rdi
xor rbx, 0x800      xor 0x204     mov r10, rbp      add r15, 0x3f
and rdx, r8         and r8, r13     sub r15, 0x20    and r15, 0x3f
mov r12, rbp       or rcc, r13     xor esi, dword ptr [r10]  mov r14, byte ptr [r14], r10b
add rbx, 0x20      mov rbx, rbp     xor r13, 0x90    xor rax, 0x58
sub rbx, 4         or rcc, 4        add rdi, 0x10    mov r10b, 0x58
add r11, 0x2549b044 sub rcc, 0x400    mov r14, rsi    xor r8, rbp
or rbx, 0x78       add rcc, r13     add rdx, rbp    sub rsi, 0x78
and rdx, r10       or rcc, 0x80     add rdx, 0        add r8, 0x127
mov rax, 0          add rcc, 0x80     xor r14, 0x88    add rdi, rbx
add r12, 0x42       add rcc, 0x80     add dword ptr [rdx], esi  xor rbx, 0x3f
add rbx, 0x5a       add rcc, 0x80     xor r12, 1        add r13, 1
add rbx, 0x5a       add rcc, 0x80     add r13, r15    xor rsi, 1
add rbx, 0x5a       add rcc, 0x80     mov r13, r15    xor rax, rbp
```

#1: Obfuscating Individual VM Components


```

mov r15, 0x200      mov r15, rdx      add r8, 1        or r14, r14      mov r14, 0x200      add r15, 0x3f
xor r15, 0x800      xor r10d, dword ptr [r12]  or rax, rbp      add rdx, 0xc0
mov rbx, rbp      sub r15, 0x800      add word ptr [rbx], r10w  and rcx, r13      and r11, r14
add r15, qword ptr [rbx]  or rdx, 0x400      mov r15, rax      add rax, 4        or r15, 0x88
mov r15, 0xc0      or rsi, 0x200      sub r15, rax      add r13, 0xfffff
or r15, 0x800      sub rsi, rsi      pop r9        and rcx, 0x20      add rdx, 0xa
mov r15, 1        sub rsi, rsi      mov rcx, rbp      mov r10, rbp      add r11, 0x78
add r15, 0xc0      mov rdi, rbp      add rcx, 0xc0      mov r10, rbp      mov rax, qword ptr [rdx]
or r15, 0x88      sub rsi, r9       add r13, r15      cmp r8b, 0        and rsi, 1
add r15, 0xb0      sub r8, rsi      add rcx, 8        je r0x49e      or rsi, 1
add r15, 0xb0      sub r8, rsi      movzx r10, word ptr [rcx]  add r10, 0x89      sub rax, 2
mov r15, qword ptr [r15]  add r14, 0        xor word ptr [r10], si  mov rdx, rbp      sub rsi, 4
or r12, 0xfffffffffb0000000  add rsi, rax      xor r9, 0        or r11, 0x40      or rbx, rsi
sub rcx, 0x78      and r8, 0x88      xor r9, 0        xor rdx, r11      movzx rax, word ptr [rax]
movzx r10, word ptr [rbx]  xor rsi, r14      xor r10d, dword ptr [r9]  and r15, 1        or r9, rbp
xor r12, r13      xor rsi, rbp      and rdi, 0xfffffffffb0000000  xor rsi, rbp      mov r13, 0x200
add r12, 0xfffff  add rdi, 0xc0      sub r13, 0xf0      and rax, 0x40      xor r11, 0x10
add r15, 0        sub r8, rdi      mov rsi, 0        or rbx, 0xf0      and rdx, 0xc0
add r15, 0        sub r13, 0x20      add rsi, 0x5a      mov r15, 0x12
mov r8, rbp      sub r8, 0x78      mov r8, rcx      mov r15, word ptr [rdx]  add r14, 4
sub rcx, 0x10      add rsi, 4        xor r8, r13      add rdx, 0x200      xor r10, 0x20
or r12, r12      mov r13, 0x200      or r13, 0x88      or r11, 0x80      add eax, dword ptr [r9]
or r13, 0x800      add rdi, qword r13, 0x88      xor rax, 0x200      xor r10, 0x40
movzx r11, word ptr [r15]  add r8, 0x58      mov r15, rdx      add r14, 0x4a      add eax, 0x3f50c07
xor r13, 0x800      xor r13, 0x800      add rdx, 0x200      xor rsi, 0x80      mov r15, 0x88
mov r12, r15      xor r13, 0x800      xor r14, word ptr [r14]  xor r10b, 0xfffff
add r8, 0        xor r13, 0x800      xor r14, word ptr [r14]  add rsi, 0x78      and rbx, 0x20
xor r12, 0xf0      xor r13, 0x800      xor r14, word ptr [r14]  xor r10b, 0x68      and rax, 0xfffff
mov rbx, 0x58      xor r13, 0x800      xor r14, word ptr [r14]  add rsi, 0x12      mov r11, 0
add r11, rbp      xor r13, 0x800      xor r14, word ptr [r14]  or rbx, 0x10      add r13, r8
xor rbx, 0x800      xor r13, 0x800      xor r14, word ptr [r14]  xor r15, 0x78      or rbx, 1
and r12, 0x20      xor r13, 0x800      xor r14, word ptr [r14]  xor r14, 0x29      shl rax, 3
add rbx, 0x800      xor r13, 0x800      xor r14, word ptr [r14]  add r8, 0x29      add r8, rax
mov r11, qword ptr [r11]  xor r13, 0x800      xor r14, word ptr [r14]  xor r15, rdi      or rbx, r15
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  sub r15, 0x10      sub r15, 0x10
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  or r11, r13      or r11, r13
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  mov r15, 0x3f      mov r15, 0x3f
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  and r15, 0x3f      and r15, 0x3f
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  or byte ptr [r14], r10b  or byte ptr [r14], r10b
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  mov rax, 0x58      mov rax, 0x58
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  sub rsi, 0x78      sub rsi, 0x78
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  add r8, 0x127      add r8, 0x127
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  xor rdi, rbx      xor rdi, rbx
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  xor r15, 0x3f      xor r15, 0x3f
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  or r8, qword ptr [r8]  or r8, qword ptr [r8]
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  xor rsi, 1      xor rsi, 1
add r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  xor rax, rbp      xor rax, rbp
and r11, 0x29      xor r13, 0x800      xor r14, word ptr [r14]  jnp rbx      jnp rbx

```

$u64 \text{ res} = M_{13} + M_{14}$


#2: Duplicating VM Handlers



#2: Duplicating VM Handlers

?
vm_add64
vm_xor32
?
vm_sub16
vm_shl16
vm_add8
?
vm_add64
...

#2: Duplicating VM Handlers



#5: Blinding VM Bytecode

#5: Blinding VM Bytecode

```

r15, 0x200
xor r15, 0x800
mov rbx, rbp
add rbx, 0xc0
mov rbx, qword ptr [rbx]
mov r13, j
mov rcx, 0
mov r15, rbp
add r15, 0xc0
or rcx, 0x88
add rbx, 0xb
mov r15, qword ptr [r15]
or r12, 0xffffffff80000000
sub r12, 0x78
movzx r10, word ptr [rbx]
xor r12, r13
add r12, 0xffff
add r15, 0
mov r8, rbp
sub r12, 0x10
or r12, r12
or rcx, 0x800
movzx r11, word ptr [r15]
xor rcx, 0x800
mov r12, r15
add r8, 0
xor r12, 0xf0
mov rbx, 0x58
add r11, rbp
xor r12, 0x800
and r12, 0x20
add rbx, 0x800
mov r11, qword ptr [r11]
add rbx, 1
and r12, r9
mov rdx, 1
xor r10d, dword ptr [r8]
sub r9, r11
pushfq
xor rbx, 0xf0
xor rbx, 0x800
and rdx, r8
mov r12, rbp
xor rdx, 0x20
sub rbx, 4
add r11, 0x2549b044
or rbx, 0x78
and rdx, r10
mov rax, 0
add r12, 0x42
mov r15, rdx
xor r15, 0x800
sub r15, 0x800
or rdx, 0x800
mov r11, 0x200
mov r14, rbp
sub rsi, rsi
mov rdi, rbp
mov r8, 0x400
sub rsi, r9
sub r8, rsi
add r14, 0
add rsi, rax
and r8, 0x88
xor rsi, r14
mov rsi, rbp
add rdi, 0xc0
sub r8, rdi
add r8, 0x78
add rsi, 4
mov r15, 0x200
mov rdi, qword ptr [rdi]
add dword ptr [rsi], 0x2549
xor rcx, 0xf0
add rci, r10
add rdi, 6
add r8, 0x400
mov ax, word ptr [rdi]
mov r8, 1
mov rsi, rbp
and rcx, 8
sub rcx, 1
mov r15, rdi
add rsi, 0x29
or rdx, 8
mov r8, rsi
add rci, 4
mov r13b, byte ptr [rsi]
cmp r13b, 0xd2
jbe 0x204
and r8, r13
or rcx, r13
or rcx, 4
mov rbx, rbp
or rcx, 4
sub rcx, 0x400
add rax, rbp
or rcx, 0x80
add r12, 0x800
add rbx, 0x5a

```

```

add    r8, 1          or     r14, r14
or     r8, 0x78        mov    rax, rbp
add    word ptr [rbx], r10w   and   rcx, r13
mov    r15, rax        add    rax, 4
sub    r15, rax        sub    r8, -0x80000000
pop    r9              add    r13, 0xffff
mov    rcx, rbp        and    rcx, 0x20

mov    r9, rbp
...
add    r9, 0
...
add    eax, dword ptr [r9]
...
add    eax, 0x3f505c07
...
mov    r12, rbp
...
add    r12, 0
add    dword ptr [r12], eax

add    r9, 0          add    r8, 0x80
sub    r13, 0x80        mov    r15, rsi
mov    r15, r13        add    r14, rbp
or     rcx, r12        add    r8, r15
xor    esi, dword ptr [r9]  mov    rbx, 0
mov    r10, rbp        and    rdx, 0x10
add    r10, 0xcc        mov    r14, qword ptr
sub    r15, 0x20        add    qword ptr [rsi]
xor    esi, dword ptr [r10]  pushfq
xor    r13, 0x90        xor    r11, r14
add    rdi, 0x10        add    r15, r14
mov    r14, rsi        mov    r13, 0x12
mov    rdx, rbp        mov    r8, 0
add    rdx, 0            and    r14, 0x88
add    dword ptr [rdx], esi  add    r13, 0x40
xor    r12, 1            mov    r13, 1
mov    r13, r15        mov    rdx, rbp

```

```
mov    r14, 0x200
add    rdx, 0xc0
add    r11, r14
or     r15, 0x88
mov    rdx, qword ptr [rdx]
add    rdx, 0xa
add    r11, 0x78
mov    r8b, byte ptr [rdx]
cmp    r8b, 0
je    0x4ae
si
mov    rdx, rbp
or     r11, 0x40
and    r15, 1
xor    r11, 0x10
add    rdx, 0xc0
or     r14, 4
mov    r15, 0x12
mov    rdx, qword ptr [rdx]
sub    r11, rdx
add    rdx, 4
or     r11, 0x80
mov    r8w, word ptr [rdx]
mov    r14, r8
add    r8, rbp
xor    r13, 4
pop    r10
pop    qword ptr [r8], r10
jmp    0x4ae
xor    rsi, 0x88
xor    rbx, 0xffffffffffff80000000
add    rsi, 0x78
mov    r10b, 0x68
mov    r9, 0x12
rbx, r10
and    r15, 0x78
mov    r14, rbp
or     r9, 8
add    r14, 0x29
xor    rbx, rdi
add    r15, 0x3f
or     byte ptr [r14], r10b
mov    rax, 0x58
mov    r8, rbp
sub    rsi, 0x78
add    r8, 0x127
mov    rdi, rbx
xor    rbx, 0x3f
mov    r8, qword ptr [r8]
xor    rsi, 1
mov    rax, rbp
```

```
add    r15, 0x3f
or     r15, 0xffffffff80000000
and    rsi, r9
add    rax, 0xc0
add    rdi, r14
or     rsi, 1
mov    rax, qword ptr [rax]
and    rdi, 0xfffffff
add    rax, 2
sub    rsi, 4
or     rbx, rsi
movzx  rax, word ptr [rax]

mov    r9, rbp
mov    r13, 0x200
mov    r10, 0x58
add    r9, 0
or     r10, 0x20
add    eax, dword ptr [r9]
xor    r10, 0x40
add    eax, 0x3f50c07
add    r12, 0x88
mov    r12, rbp
or     rdi, 0x90
add    r12, 0
or     rbx, 0x80
add    rdi, 0xf0
mov    r13, 0x400
add    dword ptr [r12], eax

and    rsi, 18
or     r10, 8
and    rbx, 0x20
and    rax, 0xfffff
mov    r11, 0
add    r13, r8
or     rbx, 1
shl    rax, 3
add    r8, rax
or     rbx, r15
sub    r15, 0x10
or     r11, r13
mov    rbx, qword ptr [r8]
mov    rdx, rbp
sub    r13, 0x80
add    rdx, 0xc0
add    qword ptr [rdx], 0xd
```

#5: Blinding VM Bytecode

```

r15, 0x200          mov    r15, rdx
xor   r15, 0x800      xor    r15, dword ptr [r12]
mov   rbx, rbp        sub    r15, 0x800
add   rbx, 0xc0        or     rdx, 0x400
mov   rbx, qword ptr [rbx]    nov   rsi, 0x200
r13, 1               nov   r14, rbp
mov   rcx, 0           sub    rsi, rsi
mov   r15, rbp        nov   rdi, rbp
add   r15, 0xc0        mov    r8, 0x400
rcx, 0x88            sub    rsi, r9
add   rbx, 0xb         sub    r8, rsi
mov   r15, qword ptr [r15]    add   r14, 0
or    r12, 0xfffffffff800000000    add   rsi, rax
sub   rcx, 0x78        and    r8, 0x88
movzx r10, word ptr [rbx]    xor    rsi, r14
xor   r12, r13        nov   rsi, rbp
add   r12, 0xfffff      add   rdi, 0xc0
add   r15, 0             sub    r8, rdi
mov   r8, rbp        add   r8, 0x78
sub   rcx, 0x10        add   rsi, 4
or    r12, r12        mov    rcx, 0x200
rcx, 0x800            mov   rdi, qword ptr [rdi]
movzx r11, word ptr [rcx]    add   rdi, qword ptr [rdi]
rcx, 0x800            add   rdi, qword ptr [rdi]
mov   r12, r15
xor   r12, 0xf0
mov   rbx, 0x58
add   r11, rbp
xor   rbx, 0x800
and   r12, 0x20
add   rbx, 0x800
mov   r11, qword ptr [r11]
add   rbx, 1
and   r12, r9
mov   rdx, 1
xor   r10d, dword ptr [r8]
subq  r9, r11
pushfq
xor   rbx, 0xf0
xor   rbx, 0x800
and   rdx, r8
mov   r12, rbp
xor   rdx, 0x20
sub   rbx, 4
add   r11, 0x2c549b044
or    rbx, 0x78
and   rdx, r10
mov   rax, 0
add   r12, 0x42

No influence

```

add r8, 1	or r14, r14
or r8, 0x78	mov rax, rbp
add word ptr [rbx], r10w	and rcx, r13
mov r15, rax	add rax, 4
sub r15, rax	sub r13, 0xffffffff
pop r9	add r13, 0xffff
mov rcx, rbp	and rcx, 0x20
mov r9, rbp	
...	
add r9, 0	
...	
add eax, dword ptr [r9]	
...	
add eax, 0x3f505c07	
e on underlying co	
add r12, 0	
add dword ptr [r12], eax	
add r9, 0	add r8, 0x80
sub r13, 0x80	mov r15, rsi
mov r15, r13	add r14, rbp
or rcx, r12	add r8, r15
xor esi, dword ptr [r9]	mov rbx, 0
mov r10, rbp	and rdx, 0x10
add r10, 0xcc	mov r14, qword ptr
sub r15, 0x20	qword ptr [rsi]
xor esi, dword ptr [r10]	pushfq
xor r13, 0x90	xor r11, r14
add rdi, 0x10	add r15, r14
mov r14, rsi	mov r13, 0x12
mov rdx, rbp	mov r8, 0
add rdx, 0	and r14, 0x88
add dword ptr [rdx], esi	add r13, 0x40
xor r12, 1	mov r13, 1
mov r13, r15	mov rdx, rbp

```
nov    r14, 0x200
add    rdx, 0xc0
add    r11, r14
or     r15, 0x88
nov    rdx, qword ptr [rdx]
add    rdx, 0xa
add    r11, 0x78
nov    r8b, byte ptr [rdx]
rep    r8b, 0
je     r14, 0x40
si
nov    rdx, rbp
or     r11, 0x40
and    r15, 1
xor    r11, 0x10
add    rdx, 0xc0
or     r14, 4
nov    r15, 0x12
nov    rdx, qword ptr [rdx]
sub    r11, r8
rdx, 4
or     r11, 0x80
mov    r8w, word ptr [rdx]
rsi]
ode's semantic equivalence between the two assembly snippets.
```

```
add    r15, 0x3f
or     rsi, 0xffffffff80000000
and    rsi, r9
add    rax, 0xc0
add    rdi, r14
or     rsi, 1
mov    rax, qword ptr [rax]
and    rdi, 0x7fffffff
add    rax, 2
sub    rsi, 4
or     rbx, rsi
movzx rax, word ptr [rax]
mov    r9, rbp
mov    r13, 0x200
mov    r10, 0x58
add    r9, 0
or     r10, 0x20
add    eax, dword ptr [r9]
xor    r10, 0x40
add    eax, 0x3F505c07
add    r15, 0x88
mov    r12, rbp
i      i, 0x90
i      2, 0
x      0x80
i      0xF0
i      3, 0x400
ordptr[r12], eax
00 and    r15, r8
or     r10, 0x8
and    rbx, 0x20
and    rax, 0xfffff
mov    r11, 0
add    r13, r8
or     rbx, 1
shl    rax, 3
add    r8, rax
or     rbx, r15
sub    r15, 0x10
or     r11, r13
mov    rbx, qword ptr [r8]
mov    rdx, rbp
sub    r13, 0x80
add    rdx, 0xc0
add    qword ptr [rdx], 0xd
jmp    rbx
```

No influence on underlying code's semantics

#3: No Central VM Dispatcher

```

mov    r15, 0x200          mov    r15, rdx          add   r8, 1           or    r14, r14          mov    r14, 0x200          add   r15, 0x3f
xor    r15, 0x800          xor    r10d, dword ptr [r12]  or    r8, 0x78          mov    rax, rbp          add   rdx, 0xc0
mov    rbx, rbp          sub   r15, 0x800          add   word ptr [rbx], r10w  and   r15, r13          add   r11, r14
add   rbx, 0xc0          or    rdx, 0x400          mov    r15, rax          add   rax, 4           or    r15, 0x88
mov    rbx, qword ptr [rbx] nov   r15, 0x200          sub   r8, 0x80000000  mov    rdx, qword ptr [rdx]
nov   r13, 1             nov   r14, rbp          pop   r9           or    r15, 0xffff          add   r11, r14
nov   r13, 0             sub   r15, rax          mov    rcx, rbp          and   r15, 0x20
nov   r15, 0             sub   r15, rax          add   rcx, 0xc0          mov    r10, rbp          add   r11, 0x78
add   r15, 0x800          mov    rcx, qword ptr [rcx]  mov    r10, rbp          mov    r8b, byte ptr [rdx]
or    r15, 0x800          add   r13, 0x15          add   r13, 0x15          cmp   r8b, 0
add   r15, 0xb          sub   r15, r9           add   r14, r8           je    0x49e
add   r15, 0xb          sub   r15, r9           add   r10, 0x89          mov    rdx, rbp
nov   r15, qword ptr [r15] add   r15, 0             xor   word ptr [r10], si  or    r15, 0x40
or    r12, 0xffffffff80000000 add   r15, 0             xor   rdx, 0x11          and   r15, 0x20
sub   r15, 0x78          add   r15, rax          xor   r10d, dword ptr [r9]  mov    r15, r13
movzx r15, word ptr [rbx] nov   r15, 0             mov    r10, rbp          xor   r15, 0x10
xor   r12, r13          nov   r15, 0             and   rdt, 0xffffffff80000000  sub   rdx, 0xc0
add   r12, 0xffff          add   r15, r14          sub   r13, 0xf0          and   rax, 0x40
add   r15, 0             add   r15, 0x80          mov    r10, rbp          or    r14, 0
add   r15, 0             sub   r15, r14          sub   r13, 0x20          or    rbx, 0xf0
add   r15, 0             sub   r15, r14          add   r15, 0x5a          mov    r15, 0x12
sub   r15, 0x10          add   r15, 0x80          mov    r8, rca          sub   r11, r8
add   r15, 0             add   r15, 0x88          movzx r15, word ptr [rsi]  add   rdx, 0x4
or    r12, r12          add   r15, 0x88          xor   rax, 0x200          or    r11, 0x800
or    r15, 0x800          add   r15, 0x88          mov   r14, rbp          mov   r14, 0x200
movzx r15, word ptr [r15] add   r15, 0x80          and   r14, 0x20          xor   r10, 0x58
add   r15, 0x800          add   r15, 0x80          mov   r15, r10          add   r9, 0
or    r15, 0x800          add   r15, 0x80          sub   r15, 0x20          or    r10, 0x20
add   r15, 0             add   r15, 0x80          add   r15, 0x89          add   eax, dword ptr [r9]
add   r15, 0             add   r15, 0x80          or   rax, 0x40          xor   r10, 0x40
or    r15, 0x800          add   r15, 0x80          pop   r10             add   eax, 0x3f50c05c07
add   r15, 0             add   r15, 0x80          xor   st, 0x7a20          mov   r15, 0x88
add   r15, 0             add   r15, 0x80          mov   qword ptr [r8], r10  add   r12, rbp
add   r15, 0             add   r15, 0x80          jnp   0x4ae             or   rdi, 0x90
add   r15, 0             add   r15, 0x80          xor   r15, 0x80000000  add   r12, 0
add   r15, 0             add   r15, 0x80          xor   0x0fffff80000000  and   rax, 0xffff
add   r15, 0             add   r15, 0x80          add   rsi, 0x78          mov   r11, 0
add   r15, 0             add   r15, 0x80          add   r10b, 0x68          add   r13, 0
add   r15, 0             add   r15, 0x80          mov   r9, 0x12             or   rbx, 1
add   r15, 0             add   r15, 0x80          or   rbx, r10            shl   rax, 3
add   r15, 0             add   r15, 0x80          add   r14, 0x78          add   r8, rax
add   r15, 0             add   r15, 0x80          add   r14, 0x78          or   rbx, r15
add   r15, 0             add   r15, 0x80          add   r10b, 0x68          sub   r15, 0x10
add   r15, 0             add   r15, 0x80          mov   r9, 0x12             or   r11, r13
add   r15, 0             add   r15, 0x80          or   rbx, r10            mov   rbx, qword ptr [r8]
add   r15, 0             add   r15, 0x80          add   r14, 0x78          mov   rdx, rbp
add   r15, 0             add   r15, 0x80          add   r10b, 0x68          sub   r13, 0x88
add   r15, 0             add   r15, 0x80          mov   r9, 0x58             add   rdx, 0xc0
add   r15, 0             add   r15, 0x80          or   r8, 0x127            add   qword ptr [rdx], 0xd
add   r15, 0             add   r15, 0x80          mov   r13, 0x14             jmp   rbx
add   r15, 0             add   r15, 0x80          add   r15, 0x14             or   r15, 0
add   r15, 0             add   r15, 0x80          sub   rsi, 0x78
add   r15, 0             add   r15, 0x80          add   r8, 0x127
add   r15, 0             add   r15, 0x80          mov   rdi, rbx
add   r15, 0             add   r15, 0x80          add   r14, 0x88
add   r15, 0             add   r15, 0x80          or   r8, 0x3f
add   r15, 0             add   r15, 0x80          add   r13, 0x40
add   r15, 0             add   r15, 0x80          xor   r12, 1
add   r15, 0             add   r15, 0x80          add   r13, 1
add   r15, 0             add   r15, 0x80          xor   rsi, 1
add   r15, 0             add   r15, 0x80          mov   rdx, rbp
add   r15, 0             add   r15, 0x80          mov   r13, r15

```

```

or   r15, 1
shl   rax, 3
add   r8, rax
or   rbx, r15
sub   r15, 0x10
or   r11, r13
mov   rbx, qword ptr [r8]
mov   rdx, rbp
sub   r13, 0x88
add   rdx, 0xc0
add   qword ptr [rdx], 0xd
jmp   rbx

```

#3: No Central VM Dispatcher

```

r15, 0x200
xor r15, 0x800
mov rbx, rbp
add rbx, 0xc0
mov rbx, qword ptr [rbx]
r13, 1
mov rcx, 0
mov r15, rbp
add r15, 0xc0
or rcx, 0x88
add rbx, 0xb
mov r15, qword ptr [r15]
or r12, 0xffffffff80000000
sub rcx, 0x78
movzx r10, word ptr [rbx]
xor r12, r13
add r12, 0xffff
add r15, 0
mov r8, rbp
sub rcx, 0x10
or r12, r12
or rcx, 0x800
movzx r11, word ptr [r15]
xor rcx, 0x800
mov r12, r15
add r8, 0
xor r12, 0xf0
mov rbx, 0x58
add r11, rbp
xor rbx, 0x800
and r12, 0x20
add rbx, 0x800
mov r11, qword ptr [r11]
add rbx, 1
and r12, r9
mov rdx, 1
xor r10d, dword ptr [r8]
sub r9, r11
pushfq
xor rbx, 0xf0
xor rbx, 0x800
and rdx, r8
mov r12, rbp
xor rdx, 0x20
sub rbx, 4
add r11, 0x2549b044
or rbx, 0x78
and rdx, r10
mov rax, 0
add r12, 0x42
mov r15, rdx
xor r15, 0x800
sub r15, 0x400
or rdx, 0x400
mov rsi, 0x200
mov r14, rbp
sub rsi, rsi
mov rdi, rbp
mov r8, 0x400
sub rsi, r9
sub r8, rsi
add r14, 0
add rsi, rax
and r8, 0x88
xor rsi, r14
mov rsi, rbp
add rdi, 0xc0
sub r8, rdi
add r8, 0x78
add rsi, 4
mov rcx, 0x200
mov rdi, qword ptr [rdi]
add dword ptr [rsi], 0x2549
xor rcx, 0xf0
add rdx, r10
add rdi, 6
add r8, 0x400
mov ax, word ptr [rdi]
mov r8, 1
mov rst, rbp
and rcx, 8
sub rcx, 1
mov rcx, rdi
add rst, 0x29
or rcx, 8
mov r8, rsi
add rcx, 4
mov r13b, byte ptr [rsi]
cmp r13b, 0xd2
jbe 0x204
and r8, r13
or rcx, r13
or rcx, 4
mov rbx, rbp
or rcx, 4
sub rcx, 0x400
add rax, rbp
or rcx, 0x80
add rcx, 0x80
add rbx, 0x5a

```

```

add    r8, 1          or     r14, r14
or     r8, 0x78        mov    rax, rbp
add    word ptr [rbx], r10w   and   rcx, r13
mov    r15, rax        add    rax, 4
sub    r15, rax        sub    r8, -0x8000
pop    r9              add    r13, 0xfffffe
mov    rcx, rbp        and   rcx, 0x20

or      rbx, 1
shl    rax, 3
add    r8, rax
or      rbx, r15
sub    r15, 0x10
or      r11, r13
mov    rbx, qword ptr [r8]
mov    rdx, rbp
sub    r13, 0x80
add    rdx, 0xc0
add    qword ptr [rdx], 0xd
jmp    rbx

add    r9, 0           add    r8, 0x80
sub    r13, 0x80        mov    r15, rsi
mov    r15, r13        add    r14, rbp
or     rcx, r12        add    r8, r15
xor    esi, dword ptr [r9]   mov    rbx, 0
mov    r10, rbp        and   rdx, 0x10
add    r10, 0xcc        mov    r14, qword
sub    r15, 0x20        add    qword ptr [
xor    esi, dword ptr [r10]   pushfq
xor    r13, 0x90        xor    r11, r14
add    rdi, 0x10        add    r13, r14
mov    r14, rsi        mov    r13, 0x12
mov    rdx, rbp        mov    r8, 0
add    rdx, 0            and   r14, 0x88
add    dword ptr [rdx], esi   add    r13, 0x40
xor    r12, 1            mov    r13, 1
mov    r13, r15        mov    rdx, rbp

```

```
add    r15, 0x3f
and    rsi, r9
add    rax, 0xc0
add    rdi, r14
or     rsi, 1
mov    rax, qword ptr [rax]
and    rdi, 0xffffffff
add    rax, 2
sub    rsi, 4
or     rbx, rsi
movzx rax, word ptr [rax]
mov    r9, rbp
mov    r13, 0x200
mov    r10, 0x58
add    r9, 0
or     r10, 0x20
add    eax, dword ptr [r9]
xor    r10, 0x40
add    eax, 0x3f505c07
add    r15, 0x88
mov    r12, rbp
or     rdi, 0x90
add    r12, 0
or     rbx, 0x80
add    rdi, 0xf0
mov    r13, 0x400
add    dword ptr [r12], eax
and    rsi, r8
or     r10, 8
and    rbx, 0x20
and    rax, 0xfffff
mov    r11, 0
add    r13, r8
or     rbx, 1
shl    rax, 3
add    r8, rax
or     rbx, r15
sub    r15, 0x10
or     r11, r13
mov    rbx, qword ptr [r8]
mov    rdx, rbp
sub    r13, 0x80
add    rdx, 0xc0
add    qword ptr [rdx], 0xd
jmp    rbx
```

#3: No Central VM Dispatcher

```

add    r8, 1          or    r14, r14
or     r8, 0x78        mov   rax, rbp
add    word ptr [rbx], r10w  and   rcx, r13
mov   r15, rax        add   rax, 4
sub   r15, rax        sub   r8, -0x88
pop   r9              add   r13, 0xffff
mov   rcx, rbp        and   rcx, 0x20

or     rbx, 1          or    r14, r14
shl   rax, 3          mov   rax, rbp
add   r8, rax          add   rcx, r13
or     rbx, r15        add   rax, 4
sub   r15, 0x10        sub   r8, -0x88
or     r11, r13        add   r13, 0xffff
mov   rbx, qword ptr [r8] and   rcx, 0x20

ndirect control-

add    qword ptr [rdx], 0x0
jmp   rbx

add    r9, 0          add   r15, 0x88
sub   r13, 0x80        mov   r15, rsl
mov   r15, r13        add   r14, rbp
or     rcx, r12        add   r8, r15
xor   esi, dword ptr [r9]  mov   rbx, 0
mov   r10, rbp        and   rdx, 0x10
add   r10, 0xcc        mov   r14, qword
sub   r15, 0x20        add   qword ptr
xor   esi, dword ptr [r10]  pushfq
xor   r13, 0x90        xor   r11, r14
add   rdi, 0x10        add   r15, r14
mov   r14, rsi        mov   r13, 0x12
mov   rdx, rbp        mov   r8, 0
add   rdx, 0            and   r14, 0x88
add   dword ptr [rdx], esi  add   r13, 0x40
xor   r12, 1            mov   r13, 1
mov   r13, r15        mov   rdx, rbp

```

The diagram illustrates a control flow graph with several nodes representing assembly code snippets. The nodes are arranged in two main sections:


- Top Section (Left):** Contains nodes for memory operations involving `[rsi]` and `[r14]`. The nodes include:
 - `mov [rsi], si`
 - `add [rsi], r14`
 - `sub [rsi], r14`
 - `and [rsi], r14`
 - `xor [rsi], r14`
 - `add [rsi], r14`
 - `sub [rsi], r14`
 - `and [rsi], r14`
 - `xor [rsi], r14`
- Bottom Section (Right):** Contains nodes for memory operations involving `r14` and `r14`. The nodes include:
 - `add r14, r14`
 - `sub r14, r14`
 - `and r14, r14`
 - `xor r14, r14`
 - `add r14, r14`
 - `sub r14, r14`
 - `and r14, r14`
 - `xor r14, r14`

Control flow is indicated by arrows connecting the nodes. A large arrow points from the first node of the top section to the first node of the bottom section. Within each section, there are local connections between the nodes.

```
r15, 0x3f
or    r15, 0xffffffff80000000
and   rsi, r9
add   rax, 0xc0
add   rdi, r14
or    rsi, 1
mov   rax, qword ptr [rax]
and   rdi, 0xffffffff
add   rax, 2
sub   rsi, 4
or    rbx, rsi
movzx rax, word ptr [rax]
mov   r9, rbp
mov   r13, 0x200
mov   r10, 0x58
add   r9, 0
or    r10, 0x20
add   eax, dword ptr [r9]
xor   r10, 0x40
add   eax, 0x3f505c07
add   r15, 0x88
mov   r12, rbp
or    rdi, 0x90
add   r12, 0
or    rbx, 0x80
add   rdi, 0xf0
mov   r13, 0x400
add   dword ptr [r12], eax
and   rsi, r8
or    r10, 8
and   rbx, 0x20
and   rax, 0xfffff
mov   r11, 0
add   r13, r8
or    rbx, 1
shl   rax, 3
add   r8, rax
or    rbx, r15
sub   r15, 0x10
or    r11, r13
mov   rbx, qword ptr [r8]
mov   rdx, rbp
sub   r13, 0x80
add   rdx, 0xc0
add   qword ptr [rdx], 0xd
jmp   rbx
```

Split at indirect control-flow transfers


#4: No Explicit Handler Table



#4: No Explicit Handler Table



#4: No Explicit Handler Table



Conclusion

1. syntactic complexity insignificant

1. syntactic complexity insignificant
2. semantic complexity low within specified boundaries

1. syntactic complexity insignificant
2. semantic complexity low within specified boundaries
3. learn underlying code's semantics despite obfuscation

1. syntactic complexity insignificant
2. semantic complexity low within specified boundaries
3. learn underlying code's semantics despite obfuscation

Program Synthesis as an orthogonal approach to traditional techniques

Limitations

choosing *meaningful* code window boundaries


$$(x \oplus y) + 2 \cdot (x \wedge y) \quad \text{vs.} \quad (x \oplus y) + 2$$

constants


$$x + 15324326921$$



control-flow operations

$$x \ ? \ y \ : \ z$$




non-determinism





non-determinism



point functions



semantic complexity

Do try it at home!

Code Issues 1 Pull requests 0 Projects 0 Insights

Branch: master **syntia / samples /** Create new file Find file History

 mrphrazer	added MBA samples from tigress	Latest commit 91a5c16 7 days ago
..		
 info	added VM handler samples for vmprotect and themida	7 days ago
 mba/tigress	added MBA samples from tigress	7 days ago
 themida/tiger_white	added VM handler samples for vmprotect and themida	7 days ago
 vmprotect	added VM handler samples for vmprotect and themida	7 days ago
 tigress_mba_trace.bin	initial commit	15 days ago
 vmprotect_add16_trace.bin	initial commit	15 days ago

- obfuscation techniques (opaque predicates, VM, MBA)
- symbolic execution for syntactic deobfuscation
- program synthesis for semantic deobfuscation

<https://github.com/RUB-SysSec/syntia>